This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, with a comparison between using an LC VCO and using a Ring VCO.
This project provides a simple and well-documented MATLAB implementation of a Phase-Locked Loop (PLL), developed as part of a 5th semester mini project. The final version focuses on clarity, structure, and ease of understanding.
A Simulink Model of Dynamic Mode AFM
Add a description, image, and links to the pll topic page so that developers can more easily learn about it.
To associate your repository with the pll topic, visit your repo's landing page and select "manage topics."