ip-xact

Here are 5 public repositories matching this topic...

Python-based IP-XACT parser

ip-xact

Translates IPXACT XML to synthesizable VHDL or SystemVerilog

vhdl verilog ip-xact systemverilog

Import and export IP-XACT XML register models

asic fpga eda ip-xact register-descriptions systemrdl-compiler ipxact

An IP-XACT DOM for IEEE 1685-2014 in Python.

python parser xml ip-xact fileformat accellera edaa

Python-based IP-XACT parser

asic fpga xml eda spirit rtl asciidoc ip verilog ip-xact soc vlsi uvm ip-core design-automation accellera ieee-1685 ieee1685

Add a description, image, and links to the ip-xact topic page so that developers can more easily learn about it.

To associate your repository with the ip-xact topic, visit your repo's landing page and select "manage topics."