Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

cpu6: Implement loadseg instruction #31

Merged
merged 1 commit into from
Jul 20, 2022

Conversation

Sonic-Amiga
Copy link
Contributor

The instruction interprets one wecb segment. The implementation is done
according to @load disassembly.

The instruction interprets one wecb segment. The implementation is done
according to @load disassembly.
@EtchedPixels
Copy link
Owner

Putting the CISC into CISC. Eep

@EtchedPixels EtchedPixels merged commit 0042518 into EtchedPixels:main Jul 20, 2022
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants