Skip to main content
Springer Nature Link
Log in

Scheduling and Partitioning Schemes for Low Power Designs Using Multiple Supply Voltages

  • Published:
The Journal of Supercomputing Aims and scope Submit manuscript

Abstract

This paper presents a time-constrained algorithm and a resource-constrained algorithm to minimize the power consumption with resources operating at multiple voltages. The input to both schemes is an unscheduled data flow graph (DFG), and the timing or the resource constraints. In the paper, partitioning is considered with scheduling in the proposed algorithms as multiple voltage design can lead to an increase in interconnection complexity at layout level. That is, in the proposed algorithms power consumption is first reduced by the scheduling step, and then the partitioning step takes over to decrease the interconnection complexity. Both time-constrained and resource-constrained algorithms have time complexity of o(n2), where n is the number of nodes in the DFG. Experiments with a number of DSP benchmarks show that the proposed algorithms achieve the power reduction under timing constraints and resource constraints by an average of 46.5 and 20%, respectively.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. P. Chandrakasan, S. Sheng, and R. W. Brodersen. Low power CMOS digital design. IEEE J. Solid State Circuits, 27:473–483, 1992.

    Article  Google Scholar 

  2. J. M. Chang and M. Pedram. Energy minimization using multiple supply voltages. IEEE Trans. VLSI, 5:157–162, 1997.

    Google Scholar 

  3. C. T. Chen. System-level design techniques and tool for synthesis of application-specific digital systems. Ph.D dissertation, Dep. Elec. Eng., Univ. Southern California, Aug. 1994.

  4. C. H. Gebotys and M. I. Elmasry. Optimal synthesis of multichip architectures. In Proc. Int. Conf. Computer-Aided Design, pp. 238–241, Nov. 1992.

  5. R. Gupta and G. De Micheli. Partitioning of functional models of synchronous digital system. In Proc. Int. Conf. Computer-Aided Design, pp. 216–219, Nov. 1990.

  6. M. C. Johnson and K. Roy. Datapath scheduling with multiple supply voltages and level converters. ACM Trans. Design Automat. Electronic Systems, 2:227–248, 1997.

    Google Scholar 

  7. A. Kalavade and E. A. Lee. A hardware-software co-design methodology for DSP applications. In IEEE Design Test Comput., pp. 12–28, Sept. 1993.

  8. B. W. Kernighan and S. Lin. An efficient heuristic procedure for partitioning graphs. Bell System Technical J., 49:291–307, 1970.

    Google Scholar 

  9. B. W. Kernighan and S. Lin. An efficient heuristic procedure for partitioning graphs. Bell Syst. Tech. J., 49:(1), 291–307, 1970.

    Google Scholar 

  10. E. D. Lagnese and D. E. Thomas. Architectural partitioning for system level synthesis of integrated circuits. IEEE Trans. Computer-Aided Design, 10:847–859, 1991.

    Article  Google Scholar 

  11. Y. R Lin and C. T. Hwang. Scheduling techniques for variable voltage low power designs. ACM Trans. Design Automat. Systems, 2:81–97, 1997.

    Google Scholar 

  12. A. Manzak and C. Chakrabarti. A lower power scheduling scheme with resources operating at multiple voltages. IEEE Trans. VLSI, 10:6–14, 2002.

    Google Scholar 

  13. R. Martin and J. Knight. Power profiler: Optimizing ASIC's power consumption at the behavioral level. In Proc. IEEE/ACM Design Automat. Conf., pp. 42–47, 1995.

  14. M. C. McFarland. Computer-aided partitioning of behavioral hardware descriptions. In Proc. 20th Design Automat. Conf., pp. 472–478, June 1983.

  15. M. C. McFarland. Using bottom-up design techniques in the synthesis of digital hardware from abstract behavioral descriptions. Proc. 23rd Design Automat. Conf., pp. 474–480, June 1986.

  16. R. Mehra, L. M. Guerra, and J. M. Rabaey. Low power architectural synthesis and the impact of exploiting locality. J. VLSI. Signal Processing, 13:239–258, 1996.

    Google Scholar 

  17. Z. Peng. Synthesis of VLSI systems with the CAMAD design aid. In Proc.23rd Design Automat. Conf., pp. 278–284, June 1986.

  18. S. Raje and M. Sarrafzadeh. Variable voltage scheduling. In Proc. Int. Symp. Low Power Designing, pp. 9–14, April 1995.

  19. S. Raje and M. Sarrafzadeh. Scheduling with multiple voltages. Integr. VLSI. J, pp. 37–60, Oct. 1997.

  20. W. T. Shiue and C. Chaitali. Low power scheduling with resources operating at multiple voltages. IEEE Trans. CASII, 47:536–543, 2000.

    Google Scholar 

  21. D. E. Thomas, J. K. Adams, and H. Schmit. A model and methodlogy for hardware-software codesign. IEEE Design Test Comput., 6–15, Sept.1993.

  22. K. Usami and M. Horowitz. Clustered voltage scaling technique for low-power design. In Proc. Int. Workshop Low Power Design, pp. 3–8, 1995.

  23. F. Vahid and D. D. Gajski. Specification partitioning for system design. In Proc. 29th Design Automat. Conf., pp. 219–224, June 1992.

Download references

Author information

Authors and Affiliations

  1. Department of Computer Science and Technology, Harbin Institute of Technology, Harbin, 150001, P. R. China

    Ling Wang

  2. Department of Electrical & Computer Engineering, University of Nevada, Las Vegas, Las Vegas, NV, 89154, USA

    Yingtao Jiang & Henry Selvaraj

Authors
  1. Ling Wang
    View author publications

    You can also search for this author inPubMed Google Scholar

  2. Yingtao Jiang
    View author publications

    You can also search for this author inPubMed Google Scholar

  3. Henry Selvaraj
    View author publications

    You can also search for this author inPubMed Google Scholar

Corresponding author

Correspondence to Ling Wang.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Wang, L., Jiang, Y. & Selvaraj, H. Scheduling and Partitioning Schemes for Low Power Designs Using Multiple Supply Voltages. J Supercomput 35, 93–113 (2006). https://doi.org/10.1007/s11227-006-0140-y

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11227-006-0140-y

Keywords