#### Occupancy explained through the AMD RDNA<sup>™</sup> architecture François Guthmann









#### GPUOPEN



If you're working with GPUs, chances are you've heard the term *occupancy* thrown around in the context of shader performance. You might have heard it helps hiding memory latency but are not sure exactly what that means. If that's the case, then you are exactly where you should be! In this blog post we will try to demystify what exactly this metric is. We will first talk a bit about the hardware architecture to understand where this metric is coming from. We will then explain the factors that can limit occupancy both statically at compile time and dynamically at run time. We will also help you identify occupancy-limited workloads using tools like the Radeon<sup>™</sup> GPU Profiler and offer potential leads to alleviate the issues. Finally, the last section will try to summarize all the concepts touched upon in this post and offer practical solutions to practical problems.

This article however assumes you have a basic understanding of how to work with a GPU. Mainly, we expect you to know how to use the GPU from a graphics API perspective (draws, dispatches, barriers etc.) and that the workloads are executed in groups of threads on the GPU. We also expect you to know about the basic resources a shader uses like the scalar registers, vector registers, and shared memory.



#### **OCCUPANCY?**







details

#### LOGICAL GRAPHICS PIPELINE





#### LOGICAL GRAPHICS PIPELINE







# HARDWARE GRAPHICS PIPELINE





#### **HIGH LEVEL OVERVIEW**

PU			
Shader Engine	Shader Engine	Shader Engine	Memory Attac
Front End		L2	hed Last Level c
Shader Engine	Shader Engine	Shader Engine	ache ( MALL )



#### SHADER ENGINE

Shader Engine





#### SHADER ENGINE





#### WGP

Workgroup Processor (WGP)





#### WGP

Workgroup Processor (WGP)										
Cache 1 Cache	Share	Compute	• Unit (CU)							
ıstan	uctio	al Da	Compute	Unit (CU)						
Cor	Instr	Loc			VALU		SALU	VALU		SALU
					Vector General Purpo	ose Register(VGPR)	Scalar GPR	Vector General Purp	ose Register(VGPR)	Scalar GPR
				e Unit	Core MACC	C(32-wide)		Core MAC	C(32-wide)	
			Ľ	exture	Side MACC(32-wide)		Scalar	Side MAC	C(32-wide)	Scalar
					Transcendental (8-wide)	Double precision unit (2-wide )	ALU	Transcendental (8-wide)	Double precision unit (2-wide )	ALU



#### WGP

Workgrou	ıp Process	or (WGP	')						
Cache	ו Cache	a Share	C	Compute	Unit (CU)				
Istan	uctio	al Dat	С	Compute	Unit (CU)				
Cor	Instr	Loc	Г			VALU	SALU		
					<b>.</b>	Vector General Purpose Register ( VGPF	) Scalar GPR		
					0	e Uni	Core MACC(32-wide)		
					Textur	Side MACC(32-wide)	Scalar		
						Transcendental Double precision unit (8-wide) (2-wide)	ALU		



### **COMPUTE & THREADGROUPS**

# dispatch(a, b, c)

					;
_	TG	TG	TG	TG	
_	TG	TG	TG	TG	k
	TG	TG	TG	TG	
	<b></b>	6			•



#### **COMPUTE & THREADGROUPS**





#### WAVEFRONTS





```
[numthreads(32, 1, 1)]
void CSMain( uint threadIndex :SV_DispatchThreadID )
ł
    int sum = 0;
    if(threadIndex < 16)</pre>
        sum += 1;
    }
    else
        sum += 2;
    }
    data[threadIndex] = sum;
```



```
[numthreads(32, 1, 1)]
void CSMain( uint threadIndex :SV_DispatchThreadID )
ł
    int sum = 0;
    if(threadIndex < 16)</pre>
        sum += 1;
    }
    else
        sum += 2;
    }
    data[threadIndex] = sum;
```



```
[numthreads(32, 1, 1)]
void CSMain( uint threadIndex :SV_DispatchThreadID )
ł
    int sum = 0;
    if(threadIndex < 16)</pre>
        sum += 1;
    }
    else
        sum += 2;
    }
    data[threadIndex] = sum;
```







```
cbuffer input : register(b0){ int data; };
RWBuffer<int> output : register(u0);
[numthreads(32, 1, 1)]
void CSMain( uint threadIndex : SV_DispatchThreadID )
{
    int sum = 0;
    sum += threadIndex;
    sum += data;
    output[threadIndex] = sum;
```



```
cbuffer input : register(b0){ int data; };
RWBuffer<int> output : register(u0);
[numthreads(32, 1, 1)]
void CSMain( uint threadIndex : SV_DispatchThreadID )
{
    int sum = 0;
    sum += threadIndex;
    sum += data;
    output[threadIndex] = sum;
}
```



```
cbuffer input : register(b0){ int data; };
RWBuffer<int> output : register(u0);
```

```
sum += threadindex;
sum += data;
output[threadIndex] = sum;
```

SIMD		
VALU		SALU
Vector General Purpo	Scalar GPR	
Core MACC		
Side MACC	; ( 32-wide )	Scalar
Transcendental (8-wide)	Double precision unit (2-wide )	ALU



```
cbuffer input : register(b0){ int data; };
RWBuffer<int> output : register(u0);
```

```
int sum = 0;
sum += threadIndex;
sum += data;
output[threadIndex] = sum;
}
```

SIMD				
VALU		SALU		
Vector General Purpo	ose Register(VGPR)	Scalar GPR		
Core MACC				
Side MACC	Side MACC(32-wide)			
Transcendental (8-wide)	Double precision unit (2-wide )	ALU		

sum: 0	sum: 0	sum: 0	sum: 0	••••
sum: 0	sum: 1	sum: 2	sum: 3	



[numthreads(32, 1, 1)]

```
cbuffer input : register(b0){ int data; };
RWBuffer<int> output : register(u0);
```

```
void CSMain( uint threadIndex : SV_DispatchThreadID )
    int sum = 0;
    sum += threadIndex;
   sum += data;
    output[threadIndex] = sum;
```



	VG	SGPR		
sum: 0	sum: 0	sum: 0	sum: 0	 data: 5
sum: 0	sum: 1	sum: 2	sum: 3	 data: 5
sum: 5	sum: 6	sum: 7	sum: 8	 data: 5

JULK
data: 5
data: 5
data: 5



```
cbuffer input : register(b0){ int data; };
RWBuffer<int> output : register(u0);
```

```
[numthreads(32, 1, 1)]
void (SMain( uint threadIndex · SV DispatchThreadID )
```

```
SIMD
VALU
                                                  SALU
                                                      GPR
            Core MACC (32-wide)
            Side MACC (32-wide)
                                                     Scalar
                                                      ALU
      Transcendental
                            Double precision unit
        (8-wide)
                                (2-wide)
```

	VG	PR	
sum: 0	sum: 0	sum: 0	sum: 0
sum: 0	sum: 1	sum: 2	sum: 3
sum: 5	sum: 6	sum: 7	sum: 8
sum: 5	sum: 6	sum: 7	sum: 8
	um: 0 um: 0 um: 5 um: 5	um: 0 sum: 0 um: 0 sum: 1 um: 5 sum: 6 um: 5 sum: 6	um: 0 sum: 0 sum: 0 um: 0 sum: 1 sum: 2 um: 5 sum: 6 sum: 7 um: 5 sum: 6 sum: 7





```
cbuffer input : register(b0){ int data; };
RWBuffer<int> output : register(u0);
```

```
[numthreads(32, 1, 1)]
void CSMain( uint threadIndex : SV_DispatchThreadID )
```

```
int sum = 0;
sum += threadIndex;
sum += data;
output[threadIndex] = sum;
```



sum: 0	sum: 0	sum: 0	sum: 0		data: 5
sum: 0	sum: 1	sum: 2	sum: 3	•••	data: 5
sum: 5	sum: 6	sum: 7	sum: 8	•••	data: 5
sum: 5	sum: 6	sum: 7	sum: 8		data: 5

VGPR



#### **ASSIGNED WAVEFRONTS**

| Wave Slot |
|-----------|-----------|-----------|-----------|-----------|
| Wave Slot |           |           |           | Wave Slot |
| Wave Slot |           | SIMD      |           | Wave Slot |
| Wave Slot |           |           |           | Wave Slot |
| Wave Slot |



# Wavefronts don't have to be executed in order

# Wavefronts execution can be interrupted and resumed at any time



OCCUPANCY EXPLAINED THROUGH THE AMD RDNA™ ARCHITECTURE | GRAPHICS PROGRAMMING CONFERENCE 2024
























































#### LATENCY HIDING IN RGP

START	OVERVIEW EVENTS		SETTINGS
Wavefront occupancy	Event timing Pipeline state	Instruction Timing	
✓ API PSO 0x48A1B6B4E40EE1	L5E 🗸 Event 206	VS HS DS GS PS CS RT Wavefront	
✔ Total clks	Vavefront Latencies: selection total	I Histogram 9011 clk Wavefronts: 232	168433 clk
START OVERVIEW EVEN	NTS		
Wavefront occupancy Event timing	Pipeline state Instruction Timing		
✓ API PSO 0x48A1B6B4E40EE15E ✓ Event 206	VS HS DS GS PS CS RT		Wavefror Latencie:
✓ Total clks ✓ Wavefront La	atencies: selection total		Histograr
Viewing Options		Go to line Search $\mathcal{O}$	No results 🚽 🗸 🕨
Opcode	Operands	Hit count Instruction cost (%) Latency	-
430 image load min	234 [232 233 231] =[32:39] dmack:0x1 dim:SO BSBC TMG 2D upon		
431 v floor f32 e32	v32. v11		
432 v_cndmask_b32_e64	v11, v38, 0, s14	16916 0.27 49,523 clk	
433 v_floor_f32_e32	v35, v4	16916 0.42 75,485 clk	
434 v_cndmask_b32_e64	v4, v24, 0, s28	16916 0.09 16,916 clk	
435 s_waitcnt	vmcnt(0)		8,441,005 clk
430 V_subrev_f32_e32 437 s_delay_alu	V33, V10, V34 instid((VATH DEP 2)   instakin(SKIP 1)   instid1(VATH DEP 2)	10910 1.04 188,576 CIK	
438 v fmag f32 e32	THECTAG (AND DEF_2)   THECENTP(SATE_1)   THECTAT (AND DEF_3)	10310 0.00	
	v4. v35. v24	16916 0.88 159.743 clk	
439 v fmac f32 e32	v4, v35, v24 v11, v32, v38	16916 0.88 159,743 clk 16916 0.89 160.065 clk	



# Occupancy is the ratio of assigned wavefronts to the maximum available slots



SIMD – 25% occupancy



# Occupancy is the ratio of assigned wavefronts to the maximum available slots







# Better occupancy doesn't mean better performance !





## Latency bound workloads \*might\* benefit from increased occupancy





# In memory bound scenarios, increasing occupancy might thrash the caches





```
[numthreads(32, 1, 1)]
void CSMain( uint threadIndex :
       SV_DispatchThreadID )
    int sum = 0;
    if(threadIndex < 16)</pre>
        sum += 1;
    }
    else
        sum += 2;
    data[threadIndex] = sum;
```



```
[numthreads(32, 1, 1)]
void CSMain( uint threadIndex :
        SV_DispatchThreadID )
```

```
int sum = 0;
if(threadIndex < 16)
{
    sum += 1;
}
else
{
    sum += 2;
}</pre>
```

```
data[threadIndex] = sum;
```

```
shader main
 asic(GFX10 3)
 type(CS)
 sgpr_count(6)
 vgpr_count(8)
 wave size(32)
 s version
               UC_VERSION_GFX10 | UC_VERSION_W32_BIT
 s inst prefetch 0x0003
 s_mov_b32 s0, s2
 s load dwordx4 s[4:7], s[0:1], null
 v mad u32 u24 v1, s3, 32, v0
 v_cmp_gt_u32 vcc_lo, 16, v1
 v_cndmask_b32 v2, 2, 1, vcc_lo
 v mov b32 v3, v2
 v_mov_b32 v4, v2
 v mov b32 v5, v2
 s waitcnt lgkmcnt(0)
 buffer_store_format_xyzw v[2:5], v1, s[4:7], 0 idxen glc
 s_endpgm
```



```
[numthreads(32, 1, 1)]
void CSMain( uint threadIndex :
        SV_DispatchThreadID )
```

```
int sum = 0;
if(threadIndex < 16)
{
    sum += 1;
}
else
{
    sum += 2;
}</pre>
```

```
data[threadIndex] = sum;
```

sl	nader main	
	asic(GFX10_3)	
	type(CS)	
	sgpr_count(6)	
	vgpr_count(8)	
	<pre>wave_size(32)</pre>	
	s_version	UC_VERSION_GFX10   UC_VERSION_W32_BIT
	<pre>s_inst_prefetch</pre>	0x0003
	s_getpc_b64	s[0:1]
	s_mov_b32	s0, s2
	<pre>s_load_dwordx4</pre>	s[4:7], s[0:1], null
	v_mad_u32_u24	v1, s3, 32, v0
	v_cmp_gt_u32	vcc_lo, 16, v1
	v_cndmask_b32	v2, 2, 1, vcc_lo
	v_mov_b32	v3, v2
	v_mov_b32	v4, v2
	v_mov_b32	v5, v2
	s_waitcnt	lgkmcnt(0)
	buffer_store_for	<pre>rmat_xyzw v[2:5], v1, s[4:7], 0 idxen glc</pre>
	s_endpgm	



```
[numthreads(32, 1, 1)]
void CSMain( uint threadIndex :
        SV_DispatchThreadID )
```

```
int sum = 0;
if(threadIndex < 16)
{
    sum += 1;
}
else
{
    sum += 2;
}</pre>
```

```
data[threadIndex] = sum;
```

UC_VERSION_GFX10   UC_VERSION_W32_BIT
0x0003
s[0:1]
s0, s2
s[4:7], s[0:1], null
v1, s3, 32, v0
vcc_lo, 16, v1
v2, 2, 1, vcc_lo
v3, v2
v4, v2
v5, v2
lgkmcnt(0)
mat_xyzw v[2:5], v1, s[4:7], 0 idxen glc



## **RADEON™ GPU PROFILER TO THE RESCUE**

ST.	ART OVERVIEW EVE	INTS	
ame summary			
rriers		AMD	
intext rolls			
ost expensive events nder/depth targets pelines	System information Processor name: Clock speed: Physical cores: Logical cores:		AMD 4691 MHz 12 24
vice configuration	System memory (RAM):		64 GB
	<b>GPU information</b> Device name: Device ID (and revision):		AMD Radeon RX 7900 XTX 744CC8
	Shader core Shader core clock frequency: Shader engines: Work group processors per sha SIMD per work group processor Wavefronts per SIMD: Vector registers per SIMD: Scalar registers per SIMD:	der engine: ::	2304 MHz (2304 MHz peak) 6 8 4 16 1536 2048
	Memory Video memory clock frequency: Video memory bandwidth: Video memory size: Video memory type: L0 vector cache size per compu L1 cache size per shader array: L2 cache size: Infinity cache size: Instruction cache size per compute LDS size per work group process	ute unit: pute unit: unit ssor:	1250 MHz (1250 MHz peak) 960.0 GB/s 24 GB GDDR6 16 KB 256 KB 4 MB 96 MB 32 KB 16 KB 128 KB

#### For max occupancy

- Wave32 1536 / 16 = 96 VGPR per wave
- Wave64 1536 / 2 / 16 = 48 VGPR per wave



#### **RADEON™ GPU PROFILER TO THE RESCUE**

s 🖌 s	TART OVERVIEW EVENTS		₹ ► st	TART OVERVIEW EN	IENTS		
rame summary			Wavefront occu	upancy Event timing	Pipeline state	Instruction Timing	
Barriers	AM	DA	Collapse tree	Group by user events			
Context rolls			182 \	vkCmdDrawIndexed(4800, 1, 0, 0, 0		^	
Context rons			183 \	vkCmdDrawIndexed(4800, 1, 0, 0, 0 vkCmdDrawIndexed(9204, 1, 0, 0, 0			
Most expensive events	System information		185 \	vkCmdDrawIndexed(4800, 1, 0, 0, 0		Innut	
ander/denth targets	Processor name:	AMD	186 \	vkCmdDrawIndexed(4800, 1, 0, 0, 0		Assembler	TCS
tender/deptil targets	Clock speed:	4691 MHz	187 \	vkCmdDrawIndexed(4800, 1, 0, 0, 0			
Pipelines	Physical cores:	12	188 \	vkCmdDrawIndexed(4800, 1, 0, 0, 0			
	Logical cores:	24	189 \	vkCmdDrawIndexed(4800, 1, 0, 0, 0			
Device configuration	System memory (RAM):	64 GB	× Lighting	vkcmuPipelinebarner()		Information ISA	
			191 \	vkCmdPipeline8arrier()			
	GPU information		192 \	vkCmdDispatch(320, 180, 1)		Dispatch properties	
	Device name:	AMD Radeon RX 7900 XTX	193 v	vkCmdPipelineBarrier()		Total thread groups	Thread group dimensions
	Device ID (and revision):	744CC8	FFX SSSR			{320, 180, 1}	{8, 8, 1}
	. ,		194 v	vkCmdPipelineBarrier()		Strict shader processor interpolator (SPI) ordering	
	Shader core		195 \	vkCmdDispatch(40, 23, 1)		OFF	
	Shader core clock frequency:	2304 MHz (2304 MHz peak)	197 \	vkCmdDispatch(320, 180, 1)		Waysfronto and threads	
	Shader engines:	6	198 \	vkCmdPipelineBarrier()		Tatal wavefronts and threads	Total threads
	Work group processors per shader engine:	8	199 \	vkCmdDispatch(16, 16, 1)		57 699	3 686 499
	SIMD per work group processor:	4	200 v	vkCmdPipelineBarrier()		57,000	5,000,400
	Wavefronts per SIMD:	16	201 \	vkCmdDispatch(1, 1, 1)		Wavefront mode	
	Vector registers per SIMD	1536	202 \	vkCmdPipelineBarner()		wave64	
	Scalar registers per SIMD:	2048	203 \	vkCmdPipelineBarrier()		Per-wavefront resources	
		2010	205 \	vkCmdDispatchIndirect(40143, 1, 1)		Vector registers	Scalar registers
	Memory		206 v	vkCmdPipeline8arrier()		72 (72 allocated)	75 (128 allocated)
	Video memory clock frequency:	1250 MHz (1250 MHz neak)	207 \	vkCmdDispatchIndirect(40143, 1, 1)			
	Video memory bandwidth:	960.0 GB/s	208 \	vkCmdPipelineBarrier()		Theoretical wavefront occupancy	
	Video memory size:	24 GB	209 \	vkCmdDispatchIndirect(40143, 1, 1)		The occupancy of this shader is limited by its vector register usage.	
	Video memory type:	GDDB6	211 \	vkCmdCopyImage()		This shader could potentially run 10 wavefronts out of 16 wavefronts pe	r SIMD.
	10 vector cache size per compute unit:	16 KB	212 \	vkCmdPipelineBarrier()			
	L1 cache size per chader array:	256 KB	213 \	vkCmdCopyImage()		However, if you reduce vector register usage by 12 you could run anoth	er wavefront.
	L2 cache size per shader array.		214 v	vkCmdPipelineBarrier()			
	Lz cache size.		215 \	vkCmdCopyImage()			
	Infinity cache size:	םויו ס <del>נ</del> קא בב	216 \	vkCmdCopyImage()			
	Instruction cache size per compute unit:	32 KB	218 \	vkCmdPipeline8arrier()			
	Scalar cache size per compute unit	10 KB	219 v	vkCmdPipelineBarrier()			
	LDS size per work group processor:	128 KB	220 v	vkCmdPipelineBarrier()			
			221 \	vkCmdDraw(3, 1, 0, 0)			
			222 1	vkCmdPinelineBarrier()			



## **RADEON™ GPU ANALYZER TO THE RESCUE**

-	517		EW EVENTS				
Wav	refront occupancy	Event timing	Pipeline state Instruction timing				
V API	PSO 0xF675D8CAA4C054	70 🛛 🗸 Event 47	7 VS HS DS GS PS	CS RT		Wave	ront
V Ciks	s normalized by hit count	Wavefrom	nt Latencies: selection total			Histor	9245 clk Wavefronts: 601 198952 clk
V Vie	wing Options		Analyze pipeline in Radeon GPU Analyzer			Go to line. D No results	Branches total 95,805
	Opcode		Operands	Hit count Instruction	cost (%) Latency		* Branchas takan 85.36%
*	0 _andgpu_os_main		- Contractory		con (x) conney		Ordenuties valuent 03.3019
	1 s_version		UC_VERSION_GFX11 UC_VERSION_W64_BIT	601	0.01 2 clk		Instruction Hit count
	3 set inst	prefetch distance	0x3	601	0.00 1 clk		963.214
	4 s_getpo_b6		#[0:1]	601	0.01 5 clk		WED -
	5 s_mov_b32		#8, #5 #9 #1	601	0.00 1 clk		272,816 SALU
	7 v and b32	32	v1, 0x3ff, v0	601	0.01 12 clk		
	8 v_bfe_u32		w2, w0, 10, 10	601	0.02 5 clk		28,142 VMEM
	9 s_load_b25		s[16:23], s[8:9], 0xc0 (astid)/VAULDED 1)   (astable (NEVE)   (astid)/VAULDED 1)	601	0.01  4 clk		10.130
	11 v mad u32 v	24	v0, v2, 8, v1	601	0.00 S c1k		5MEM 19,135
	12 v_and_b32_	32	v1, 3, v0	601	0.01 2 clk		0
	13 v_bfe_u32	22 - 12	v2, v0, 2, 2	601	0.01 12 clk		LDS
	15 s delay al		instid0(VALU DEP 3)   instakip(NEXT)   instid1(VALU DEP 3)	601	0.00 0 016		76.955
	16 v_lshrrev_l	32_+32	v1, 1, v1	601	0.01 2 clk		IMMEDIATE
	17 v_lshlrev_l	32_+32	v2, 1, v2	601	0.01 B clk		0
	19 v lshl or l	32	v1. v3. 1. v1	601	0.01 12 clk		EXPORT
	20 v_and_or_b	12	v0, v0, 1, v2	601	0.02 5 clk		1,202
	21 s_delay_al		instid0(VALU_DEP_1)   instakip(NEXT)   instid1(VALU_DEP_3)	601	0.00		MISC
	22 vishi add	u32 u32	v2, s12, 3, v0 v0, s13, 3, v1	601	0.01 P c1k		0
	24 s_waitont		lgkmont(0)	601	0.07 24 clk		KAYTKACE
	25 image_load		v[3:4], [v2, v0], s[16:23] dmask:0x3 dim:SQ_RSRC_IM0_2D unorm	601	0.02 7 clk		0
	26 s_mov_b64		s(10:11), exec	601	0,00 1 clk	11	16
	20 v onpx_ne_	.32_e64	v4, Oxffff	601	0.05 10 clk		1,452,602
	29 s_obranoh_	Reca	LO	601	0.01 3 clk		
*	30 BBF0_0		#(12:19) #(8:9) 0xa0	601	0.00 0 018		
	32 s load b25		#[20:27], #[8:9], 0x40	601	0.00 1 clk		Hardware utilization
	33 s_mov_b32		s28, s3	601	0.00 1 clk		
	34 s_mov_b32	32 +32	s29, s1 v) 2 vá	601	0.00 1 clk		
	36 s load b12		s[32:35], s[28:29], 0x20	601	0.00 1 clk		66.4%
	37 s_load_b12		s[36:39], s[20:29], null	601	0.00 1 clk		
	30 s_waitont 39 thuffer lo	d format a	lgkment(0) v1 v1 s(32:35) 0 format:(NUP FMT 32 FLOAT) offen	601 601	0.10 34 clk		30.5%
	40 image_load	17.00 C	v5, [v2, v0], s[12:19] dmask:0x1 dim:SQ_RSRC_IMG_2D unorm	601	0.02 S clk		12.9%
	41 image_load		v[6:7], [v2, v0], s[20:27] dmask:0x3 dim:SQ_RSRC_IMG_2D unorm	601	0.01 4 clk		0.9% 0.0%
	42 s_mov_b32 43 y and b32	32	v12, 0x7f, v3	601	0.01 D c1k		VALU SALU VMEM SMEM LDS
	44 v_bfe_u32	and the second sec	v13, v3, 8, 7	601	0.01 2 clk		
	45 v_bfe_u32		v17, v3, 7, 1	601	0.01 2 clk		Shader statistics
	46 s_delay_al	12 +12	instid0(VALU_DEP_3)   instakip(NEXT)   instid1(VALU_DEP_3)	601	0.00		Shader Austines 0.904 m
	48 v ovt £32	32 e32	v13, v13	601	0.01 2 clk		Shader duration: 0.894 ms
	49 v_bfe_u32	No Contraction	v3, v3, 15, 1	601	0.01 2 clk		Wavefronts: 601 out of 114,720 analyzed
	50 s_delay_al	11	instid0(VALU_DEP_3)   instskip(NEXT)   instid1(VALU_DEP_3)	601	0.00		Theoretical occupancy: 10 / 16 total wavefronts per SIMD
	52 v_mul f32	32	v13, 0x30010204, v13	601	0.00 L clk		Vector registers: 61 (72 allocated)
	53 v_omp_eq_1	12_e32	vcc_lo, 0, v17	601	0.01 2 clk		Scalar registers: 96 (128 allocated)
	54 s_delay_al		instid0(VALU_DEP_3)   instskip(NEXT)   instid1(VALU_DEP_3)	601	0.00		Local data share size: 0
	56 y mul #32	32	v12, 2.0, v12 v13, 2.0, v13	601	0.01 2 clk		And the second sec
	57 v codnask	32_664	v17, =1.0, 1.0, vcc_lo	601	0.00 1 clk		Call Issuests
	58 v_cmp_eq_1	12_e32	vcc_1o, 0, v3	601	0.01 2 clk		Can targets
	59 s_delay_al	12	instidu (VALU_DEP_4)   instskip (NEXT)   instidi (VALU_DEP_4)	601	0.00		Please select a jump instruction (s_setpc, s_swappc).
	61 v add f32	32	v13, -1.0, v13	601	0.00 1 clk		
	62 v_cndmask_l	32_e64	v20, -1.0, 1.0, vcc_lo	601	0.01 p clk		
	63 s_delay_al		instid0(VALU_DEP_3)   instskip(NEXT)   instid1(VALU_DEP_3)	601	0.00		
	V. V_HUL_132_1		TAT: TAN: TAN	001	A.AA 7 CIK		*



#### **RADEON™ GPU ANALYZER TO THE RESCUE**

		OVERVIEW EVENTS			✓ gfx11	100 (RDNA3) 🛛 💙 Columns		
					Address	Opcode	Operands	VGPR pressure (used:61, allocated:72/256)
Wave	front occupancy Eve	vent timing Pipeline state	Instruction timing		0x001230	0 v_add_f32_e32	v46, v46, v36	
	1				0x001234	4 s_delay_alu	instid0(VALU_DEP_4)   instskip(NEXT)   instid1(VALU_DEP_4)	58
💙 API F	5O 0xF675D8CAA4C05470	V Event 477	VS HS DS GS PS	CS RT	0x001238	8 v_add_f32_e32	v50, v50, v37	58
	ſ				0x001230	C v mul f32 e32	v36, v15, v44	58
V Clks	ormalized by hit counts	Wavefront Latencies: selection total	=-		0x001240	0 v_mul_f32_e32	v37, v15, v14	58
			Analyze pipeline in Radeon GPU Analyzer		0x001244	4 v mul f32 e64	v41, 0.15915494, s43	59
View	ng Options				0x001240	C s_delay_alu	instid0(VALU_DEP_3)   instskip(NEXT)   instid1(VALU_DEP_3)	59
	Opcode	Operands		Hit count Instruction cost (%	a Latency 0x001250	0 v_add_f32_e32	v36, -1.0, v36	59
*	0 _amdgpu_cs_main		PROTON NEA BTR	501	0x001254	4 v_mul_f32_e32	v44, s72, v37	60
	2 s_setprio	3	Proton_wow_Pit	601 0	0x001258	8 v_mul_f32_e32	v45, s74, v37	61
	3 s_set_inst_prefet 4 s getpc b64	stch_distance 0x3 s(0:1)		601 0 601 0	0.00 1 clk 0x001250	C v_mul_f32_e32	v37, s73, v37	61
	5 s_mov_b32	s8, s5		601 0	0.00 1 clk 0x00126	0 v_cos_f32_e32	v41, v41	61
	6 8_mov_D32 7 v_and_b32_e32	x9, 81 v1, 0x3ff, v0		601 0	0.00 1 clk 0x001264	4 s delay alu	instid0(VALU DEP 3)   instskip(SKIP 1)   instid1(VALU DEP 3)	61
	8 v_bfe_u32	v2, v0, 10, 10	0	601 0	0.02 5 clk 0x001268	8 v add f32 e32	v44, v46, v44	61
	10 s_delay_alu	instid0(VALU_DEP_1)	instskip(NEXT)   instid1(VALU_DEP_1)	601 0	0x001260	C v mul f32 e32	v46, v14, v14	61
	11 v_mad_u32_u24 12 v_and_b32_e32	v0, v2, 8, v1 v1, 3, v0		601 0 601 0	0.02 5 clk 0.01 2 clk 0x001270	0 v add f32 e32	v50, v50, v37	61
	13 v_bfe_u32	v2, v0, 2, 2		601 0	0.01 2 clk 0x001274	4 v mul f32 e32	v37, s77, v36	61
	15 s_delay_alu	instid0 (VALU_DEP_3)	instskip(NEXT)   instid1(VALU_DEP_3)	601 0	0x001278	8 v add f32 e32	v21, v21, v45	61
	16 v_lshrrev_b32_e33 17 v_lshlrev_b32_e33	32 v1, 1, v1 32 v2, 1, v2		601 0 601 0	0.01 2 clk 0x001270	C s_delay_alu	<pre>instid0(VALU_DEP_4)   instskip(SKIP_4)   instid1(VALU_DEP_4)</pre>	60
	18 s_delay_alu	instid0(VALU_DEP_2)	instskip(NEXT)   instid1(VALU_DEP_2)	601 0	0x001280	0 v sub f32 e32	v45, v60, v46	61
	20 v_and_or_b32	v0, v0, 1, v2		601 0	0.02 5 clk 0x001284	4 v mul f32 e32	v46, s78, v36	60
	21 s_delay_alu 22 v lshl add u32	instid0(VALU_DEP_1)   v2, s12, 3, v0	instskip(NEXT)   instid1(VALU_DEP_3)	601 0 601 0	0x001288	8 v mul f32 e32	v36, s76, v36	60
	23 v_lshl_add_u32	v0, s13, 3, v1		601 0	0.01 2 clk 0x001280	c v add f32 e32	v50, v50, v37	60
	24 s_waitont 25 image_load	v[3:4], [v2, v0], s[1	6:23] dmask:0x3 dim:SQ_RSRC_IMG_2D unorm	601 0	0.02 7 clk 0x001290	0 v mul f32 e32	v37, v15, v13	60
	26 s_mov_b64 27 s_waitent	s[10:11], exec		601 0 601 2	0.00 1 clk 0x001294	4 v add f32 e32	v21, v21, v46	60
	28 v_cmpx_ne_132_e6	4 v4, 0xffff		601 0	0.05 18 clk 0x001298	B s delay alu	<pre>instid0(VALU DEP 4)   instskip(NEXT)   instid1(TRANS32 DEP 1)</pre>	59
*	30 BBF0_0	_10		601 0	0x001290	c v add f32 e32	v46, v44, v36	60
	31 s_load_b256 32 s_load_b256	s[12:19], s[8:9], 0xa	0	601 0 601 0	0.00 1 clk			
	33 s_mov_b32	s28, s3		601 0	0.00 1 c1k			
	34 s_mov_b32 35 v_lshlrev_b32_e32	s29, s1 32 v1, 2, v4		601 0 601 0	0.00 1 clk 0.02 7 clk			
	36 s_load_b128	s[32:35], s[28:29], ( s[36:39] s[28:29] ;	x20	601 0	0.00 1 c1k			
	38 s_waitent	lgkment(0)		601 0	0.10 <b>3</b> 4 c			
	40 image_load	v1, v1, s[32:35], 0 1 v5, [v2, v0], s[12:15	ormat:[BOF_FMT_32_FLOAT] offen ] dmask:0x1 dim:SQ_RSRC_IMG_2D unorm	601 0	0.01 4 clk 0.02 5 clk			
	41 image_load 42 s mov b32	v[6:7], [v2, v0], s[2 s5, s1	0:27] dmask:0x3 dim:SQ_RSRC_IMG_2D unorm	601 0 601 0	0.01 4 clk			
	43 v_and_b32_e32	v12, 0x7f, v3		601 0	0.01 3 clk			
	44 v_bfe_u32 45 v_bfe_u32	v13, v3, 8, 7 v17, v3, 7, 1		601 0	0.01 2 clk 0.01 2 clk			
	46 s_delay_alu 47 v. cvt f32 v32 e33	instid0(VALU_DEP_3)	instskip(NEXT)   instid1(VALU_DEP_3)	601 0	0.00			
	48 v_ovt_f32_u32_e32	v13, v13		601 0	0.01 2 clk			
	49 v_bfe_u32 50 s_delay_alu	v3, v3, 15, 1 instid0(VALU_DEP_3)	instskip(NEXT)   instid1(VALU_DEP_3)	601 0 601 0	0.01 2 clk			
	51 v mul_f32_e32	v12, 0x3c010204, v12		601 0	0.01 2 clk			
	52 V_mul_132_632 53 V_cmp_eq_132_632	vis, 0x36010204, Vis vcc_lo, 0, v17		601 0	0.01 2 clk			
	54 s_delay_alu 55 v mul f32 e32	instid0(VALU_DEP_3)   v12, 2.0, v12	instskip(NEXT)   instid1(VALU_DEP_3)	601 0 601 0	0.00 0.01  2 c1k			
	56 v mul_f32_e32	v13, 2.0, v13		601 0	0.00 1 clk			
	58 v_cmp_eq_132_e32	vcc_lo, 0, v3		601 0	0.01 2 clk			
	59 s_delay_alu 60 v add f32 e32	instid0(VALU_DEP_4)   v12, -1.0, v12	instskip(NEXT)   instid1(VALU_DEP_4)	601 0 601 0	0.00 1 clk			
	61 v_add_f32_e32	v13, -1.0, v13	-	601 0	0.00 1 clk			
	63 s_delay_alu	instid0 (VALU_DEP_3)	instskip(NEXT)   instid1(VALU_DEP_3)	601 0	0.00 3 CIK			
	64 v_mul_f32_e32	v14, v12, v12		601 0	0.00 1 clk			



## THEORETICAL OCCUPANCY – LDS & THREADGROUP\_SIZE

#### Workgroup Processor (WGP)





#### **MEASURED OCCUPANCY**

START OVERVIEW EVENTS





#### **MEASURED OCCUPANCY**

START OVERVIEW EVENTS





START OVERVIEW

Scalar cache size per compute unit

LDS size per work group processor:

System information Processor name: Clock speed: Physical cores:	AMD 4691 MHz 12
Logical cores: System memory (RAM):	24 64 GB
<b>GPU information</b> Device name: Device ID (and revision):	AMD Radeon RX 7900 XTX 744CC8
Shader core Shader core clock frequency: Shader engines: Work group processors per shader engine: SIMD per work group processor: Wavefronts per SIMD: Vector registers per SIMD: Scalar registers per SIMD:	2304 MHz (2304 MHz peak) 6 8 4 16 1536 2048
Memory Video memory clock frequency: Video memory bandwidth: Video memory size: Video memory type: L0 vector cache size per compute unit: L1 cache size per shader array: L2 cache size: Infinity cache size: Instruction cache size per compute unit:	1250 MHz (1250 MHz peak) 960.0 GB/s 24 GB GDDR6 16 KB 256 KB 4 MB 96 MB 32 KB

16 KB

128 KB

#### Shader Engines (SE): 6



Barriers Context rolls

Pipelines

Frame summary

Most expensive events Render/depth targets

Device configuration

**OVERVIEW** 

Frame summary	•
Barriers	A
Context rolls	
Most expensive events	System information
Render/depth targets	Processor name: Clock speed:
Pipelines	Physical cores:
Device configuration	System memory (RAM):
	GPU information Device name: Device ID (and revision): Shader core Shader core clock frequency: Shader engines: Work group processors per shader engine: SIMD per work group processor: Wavefronts per SIMD: Vector registers per SIMD: Scalar registers per SIMD:
	<b>Memory</b> Video memory clock frequency: Video memory bandwidth: Video memory size: Video memory type: L0 vector cache size per compute unit:

L1 cache size per shader array:

Instruction cache size per compute unit:

Scalar cache size per compute unit

LDS size per work group processor:

L2 cache size:

Infinity cache size:

## MDA

AMD 4691 MHz 12 24 64 GB

AMD Radeon RX 7900 XTX 744CC8

2304 MHz (2304 MHz peak) 6 8 4 16 1536

2048

16 KB

128 KB

1250 MHz (1250 MHz peak) 960.0 GB/s 24 GB GDDR6 16 KB 256 KB 4 MB 96 MB 32 KB

#### Shader Engines (SE): 6 WorkGroup Processors (WGP) / SE: 8



START OVERVIEW

AMD

24

64 GB

744CC8

4691 MHz 12

AMD Radeon RX 7900 XTX

2304 MHz (2304 MHz peak)

expensive events	Syst
r/depth targets	Proc
ies	Phys
configuration	Logi

Frame summary

Barriers Context rolls

Most e

Rende

Pipeli

Devic

stem information cessor name: ck speed: sical cores: ical cores: tem memory (RAM):

#### GPU information Device name:

Device ID (and revision):

#### Shader core

Shader core clock frequency:
Shader engines:
Work group processors per shader engine:
SIMD per work group processor:
Wavefronts per SIMD:
Vector registers per SIMD:
Scalar registers per SIMD:

#### Memory

Video memory clock frequency:	1250 MHz (1250 MHz peak)
Video memory bandwidth:	960.0 GB/s
Video memory size:	24 GB
Video memory type:	GDDR6
L0 vector cache size per compute unit:	16 KB
L1 cache size per shader array:	256 KB
L2 cache size:	4 MB
Infinity cache size:	96 MB
Instruction cache size per compute unit:	32 KB
Scalar cache size per compute unit	16 KB
LDS size per work group processor:	128 KB

#### Shader Engines (SE): 6 WorkGroup Processors (WGP) / SE: 8 Total WGP: 6 \* 8 = 48



START OVERVIEW

AMD 4691 MHz

12

24

64 GB

744CC8

AMD Radeon RX 7900 XTX

2304 MHz (2304 MHz peak)

Most expensive events
Render/depth targets
Pipelines
Device configuration

Frame summary

Barriers Context rolls

> System information Processor name: Clock speed: Physical cores: Logical cores: System memory (RAM):

#### GPU information

Device name: Device ID (and revision):

#### Shader core

Shader core clock frequency:
Shader engines:
Work group processors per shader engine:
SIMD per work group processor:
Wavefronts per SIMD:
Vector registers per SIMD:
Scalar registers per SIMD:

#### Memory

Video memory clock frequency:	1250 MHz (1250 MHz peak)
Video memory bandwidth:	960.0 GB/s
Video memory size:	24 GB
Video memory type:	GDDR6
L0 vector cache size per compute unit:	16 KB
L1 cache size per shader array:	256 KB
L2 cache size:	4 MB
Infinity cache size:	96 MB
Instruction cache size per compute unit:	32 KB
Scalar cache size per compute unit	16 KB
LDS size per work group processor:	128 KB

Shader Engines (SE): 6 WorkGroup Processors (WGP) / SE: 8 Total WGP: 6 \* 8 = 48 SIMD per WGP: 4



AMD

**OVERVIEW** 

arriers	
ontext rolls	
lost expensive events	System information
ender/depth targets	Processor name: Clock speed:
ipelines	Physical cores:
	Logical cores:

Frame summary

#### 

Clock speed:	4691 MHz
Physical cores:	12
Logical cores:	24
System memory (RAM):	64 GB
GPU information	
Device name:	AMD Radeon RX 7900 XTX
Device ID (and revision):	744CC8
Shader core	
Shader core clock frequency:	2304 MHz (2304 MHz peak)
Shader engines:	6
Work group processors per shader engine:	8
SIMD per work group processor:	4
Wavefronts per SIMD:	16
Vector registers per SIMD:	1536
Scalar registers per SIMD:	2048
Memory	
Video memory clock frequency:	1250 MHz (1250 MHz peak)

Video memory clock frequency:	1250 MHz (1250 MHz peak)
Video memory bandwidth:	960.0 GB/s
Video memory size:	24 GB
Video memory type:	GDDR6
L0 vector cache size per compute unit:	16 KB
L1 cache size per shader array:	256 KB
L2 cache size:	4 MB
Infinity cache size:	96 MB
Instruction cache size per compute unit:	32 KB
Scalar cache size per compute unit	16 KB
LDS size per work group processor:	128 KB

Shader Engines (SE): 6 WorkGroup Processors (WGP) / SE: 8 Total WGP: 6 \* 8 = 48 SIMD per WGP: 4 Total SIMD: 4 \* 48 = 192



AMD

12

24

64 GB

744CC8

6 8

4691 MHz

AMD Radeon RX 7900 XTX

2304 MHz (2304 MHz peak)

START OVERVIEW I

Frame summary Barriers Context rolls Most expensive events Render/depth targets Pipelines System information

Render/depth targetsProcessor name:<br/>Clock speed:<br/>Physical cores:<br/>Logical cores:<br/>System memory (RAM):

System memory (RAM): GPU information

Device name: Device ID (and revision):

#### Shader core

Shader core clock frequency:
Shader engines:
Work group processors per shader engine:
SIMD per work group processor:
Wavefronts per SIMD:
Vector registers per SIMD:
Scalar registers per SIMD:

#### Memory

Video memory clock frequency:	1250 MHz (1250 MHz peak)
Video memory bandwidth:	960.0 GB/s
Video memory size:	24 GB
Video memory type:	GDDR6
L0 vector cache size per compute unit:	16 KB
L1 cache size per shader array:	256 KB
L2 cache size:	4 MB
Infinity cache size:	96 MB
Instruction cache size per compute unit:	32 KB
Scalar cache size per compute unit	16 KB
LDS size per work group processor:	128 KB

Shader Engines (SE): 6 WorkGroup Processors (WGP) / SE: 8 Total WGP: 6 \* 8 = 48 SIMD per WGP: 4 Total SIMD: 4 \* 48 = 192 Wave slots per SIMD: 16



AMD

12

24

64 GB

744CC8

6 8

4 16

1536 2048

4691 MHz

AMD Radeon RX 7900 XTX

2304 MHz (2304 MHz peak)

peak)

START OVERVIEW

Frame summary Barriers Context rolls Most expensive events Render/depth targets Pipelines

Device configuration

System information Processor name: Clock speed: Physical cores: Logical cores: System memory (RAM):

GPU information Device name:

Device ID (and revision):

#### Shader core

Shader core clock frequency:
Shader engines:
Work group processors per shader engine:
SIMD per work group processor:
Wavefronts per SIMD:
Vector registers per SIMD:
Scalar registers per SIMD:

#### Memory

Video memory clock frequency:	1250 MHz (1250 MHz
Video memory bandwidth:	960.0 GB/s
Video memory size:	24 GB
Video memory type:	GDDR6
L0 vector cache size per compute unit:	16 KB
L1 cache size per shader array:	256 KB
L2 cache size:	4 MB
Infinity cache size:	96 MB
Instruction cache size per compute unit:	32 KB
Scalar cache size per compute unit	16 KB
LDS size per work group processor:	128 KB

Shader Engines (SE): 6 WorkGroup Processors (WGP) / SE: 8 Total WGP: 6 \* 8 = 48 SIMD per WGP: 4 Total SIMD: 4 \* 48 = 192 Wave slots per SIMD: 16 Wave slots: 16 \* 192 = 3072



AMD

12

24

64 GB

744CC8

6 8

> 4 16

1536 2048

4691 MHz

AMD Radeon RX 7900 XTX

2304 MHz (2304 MHz peak)

START OV<u>ERVIEW</u>

Frame summary Barriers Context rolls Most expensive events Render/depth targets Pipelines

Device configuration

System information Processor name: Clock speed: Physical cores: Logical cores: System memory (RAM):

**GPU information** Device name: Device ID (and revision):

#### Shader core

Shader core clock frequency:
Shader engines:
Work group processors per shader engine:
SIMD per work group processor:
Wavefronts per SIMD:
Vector registers per SIMD:
Scalar registers per SIMD:

#### Memory

Video memory clock frequency:	1250 MHz (1250 MHz peak)
Video memory bandwidth:	960.0 GB/s
Video memory size:	24 GB
Video memory type:	GDDR6
L0 vector cache size per compute unit:	16 KB
L1 cache size per shader array:	256 KB
L2 cache size:	4 MB
Infinity cache size:	96 MB
Instruction cache size per compute unit:	32 KB
Scalar cache size per compute unit	16 KB
LDS size per work group processor:	128 KB

Shader Engines (SE): 6 WorkGroup Processors (WGP) / SE: 8 Total WGP: 6 \* 8 = 48 SIMD per WGP: 4 Total SIMD: 4 \* 48 = 192 Wave slots per SIMD: 16 Wave slots: 16 \* 192 = 3072

## Max occupancy 510 / 3072 = 16.6%



## FILL THE GPU WITH ENOUGH WORK





## **FEED DEM GPUs**





OCCUPANCY EXPLAINED THROUGH THE AMD RDNA™ ARCHITECTURE | GRAPHICS PROGRAMMING CONFERENCE 2024

## **OCCUPANCY GAP**





## **OCCUPANCY GAP**



28 Dispatch(480, 270, 1)	0.104 ms	
29 ResourceBarrier()	0.104 ms	
30 Dispatch(480, 270, 1)		0.049 ms
31 ResourceBarrier()		0.049 ms
32 Dispatch(32400, 1, 1)		0.025 ms
33 ResourceBarrier()		



## LET YOUR WORKLOADS OVERLAP




# LET YOUR WORKLOADS OVERLAP





# LET YOUR WORKLOADS OVERLAP

START OVERVIEW	EVENTS						
Wavefront occupancy Event ti	ming Pipeline state	Instruction Timing					
✓ Color by API shader stage ✓ RDNA	shader stages						
19.950 ms 20.000 ms	20.050 ms 20.100 m	ns 20.150 ms	20.200 ms 20.250 m	ns 20.300 ms	20.350 ms	20.400 ms	20.450 ms
	RT						
Instruction cache hit Scalar cache h Color by queue Vevent fi	it <b>E</b> L0 cache hit <b>E</b> L1 cache hit ter 🗸 Overlay	L2 cache hit					
5309			5311				
5310			5312 5313				



# LET YOUR WORKLOADS OVERLAP





### LAUNCH RATE LIMITED WORKLOAD





### LAUNCH RATE LIMITED WORKLOAD





### **GEOMETRY WORKLOADS**





#### **GEOMETRY WORKLOADS**



#### ● Mesh shaders on AMD RDNA<sup>™</sup> graphics cards

- From vertex shader to mesh shader
- Optimization and best practices
- + Font- and vector-art rendering with mesh shaders
- Procedural grass rendering

#### Mesh shaders on AMD RDNA<sup>™</sup> graphics cards *a*

Despite the flexibility and performance mesh shading can add to the geometry stage, we find that the technology has not been widely adopted in rendering engines so far. The purpose of this article series is to revisit mesh shading five years after its initial rollout between 2018-2019.

As a result, this blog series aims to demystify mesh shading by providing more detailed explanations, analysis, use-case examples, tutorials, and general advice.

- Part 2: Optimization and best practices



#### Max Oberberger

Max is part of AMD's GPU Architecture and Software Technologies Team. His current focus is GPU work graphs and mesh shader research.

#### **Bastian Kuth**



Bastian is a PhD candidate at Coburg University and University of Erlangen-Nuremberg. His research focuses on real-time geometry processing on GPUs.



#### **Quirin Meyer**

Before becoming a computer graphics professor at Coburg University, Quirin Meyer obtained a Ph.D. in graphics and worked as a software engineer in the industry. His research focuses on real-time geometry processing primarily on GPUs.



#### **OCCUPANCY LIMITERS**





## Q: Does better occupancy necessarily mean better performance?



## Q: Does better occupancy necessarily mean better performance?





# Q: When should I care about occupancy?



# Q: When should I care about occupancy?





## Q: Does maximum occupancy mean that all the memory access latency from my shader is hidden?



# Q: Does maximum occupancy mean that all the memory access latency from my shader is hidden?





# Q: Is lower theoretical occupancy always bad for performance?



## Q: Is lower theoretical occupancy always bad for performance?



OCCUPANCY EXPLAINED THROUGH THE AMD RDNA™ ARCHITECTURE | GRAPHICS PROGRAMMING CONFERENCE 2024

# Q: Is lower theoretical occupancy always and for performance?



#### **REGISTER SPILLING**

IA	VS HS	DS GS RS	PS OM CS
Information     ISA       Dispatch properties       Total thread groups       {480, 270, 1}	Thread group dimensions {8, 8, 1}		Ordered append
Strict shader processor interpolator (SPI) ordering OFF			
Wavefronts and threads Total wavefronts 129,600	Total threads 8,294,400	Average wavefront duration 0.026 ms	Average threads per wavefront 64
Wavefront mode wave64			
Per-wavefront resources Vector registers 135 (144 allocated)	Scalar registers 88 (128 allocated)	Registers spilled to scratch memory	Local data share per thread group -
Theoretical wavefront occupancy The occupancy of this shader is limited by its vector register usage This shader could potentially run 5 wavefronts out of 16 wavefron	e. Its per SIMD.		

However, if you reduce vector register usage by 16 you could run another wavefront.



#### **REGISTER SPILLING**

I	A VS HS	DS GS	RS PS	OM CS
Information ISA				
Dispatch properties Total thread groups {480, 270, 1}	Thread group dimensions {8, 8, 1}			Ordered append
Strict shader processor interpolator (SPI) ordering OFF				
Wavefronts and threads Total wavefronts 129,600	Total threads 8,294,400	Ave 0.0	erage wavefront duration 026 ms	Average threads per wavefront 64
Wavefront mode wave64				
Per-wavefront resources Vector registers 135 (144 allocated)	Scalar registers 88 (128 allocated)	Reg	gisters spilled to scratch memory ON	Local data share per thread group -
Theoretical wavefront occupancy				
The occupancy of this shader is limited by its vector register usa This shader could potentially run 5 wavefronts out of 16 wavefro	age. onts per SIMD.			

However, if you reduce vector register usage by 16 you could run another wavefront.



## **COPYRIGHT AND DISCLAIMER**

©2024 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD Arrow logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions, and typographical errors. The information contained herein is subject to change and may be rendered inaccurate releases, for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. Any computer system has risks of security vulnerabilities that cannot be completely prevented or mitigated. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes.

THIS INFORMATION IS PROVIDED 'AS IS." AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS, OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION. AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY RELIANCE, DIRECT, INDIRECT, SPECIAL, OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.



# THANK YOU!

# - francois.guthmann@amd.com X - @frguthmann



