Synthesis of partition-codec architecture for low power and small area circuit design | IEEE Conference Publication | IEEE Xplore